Efficient schemes to size transistors for optimal delay by solving fanout branches with balancing algorithm