List scheduling and simulated annealing in a HW/SW co-design environment