Discrete Gate Sizing Methodologies for Delay, Area and Power Optimization