Chip level implementation techniques for radiation hardened microprocessors