Optimizing Memory Efficiency For Many-Core Architecture.