Low-Power High-Speed Adc Design Techniques In Scaled Cmos Process